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Circuits using superconducting single-photon detectors and Josephson junctions to perform sig-
nal reception, synaptic weighting, and integration are investigated. The circuits convert photon-
detection events into flux quanta, the number of which is determined by the synaptic weight. The
current from many synaptic connections is inductively coupled to a superconducting loop that im-
plements the neuronal threshold operation. Designs are presented for synapses and neurons that
perform integration as well as detect coincidence events for temporal coding. Both excitatory and
inhibitory connections are demonstrated. It is shown that a neuron with a single integration loop
can receive input from 1000 such synaptic connections, and neurons of similar design could employ
many loops for dendritic processing.
I. INTRODUCTION
Biological neural networks are sophisticated circuits
that receive abundant, temporally varying, disparate in-
formation while maintaining complex, internal dynam-
ical states. Such systems can assimilate extraordinary
amounts of information over a wide range of time scales,
and subsequent exposure to small subsets of information
can lead to the successful recall of weak associative mem-
ories. Neural computing [1] aims to capture many of
these powerful information processing tools by emulat-
ing nature’s hardware at the device, circuit, and system
levels.
The computational primitives of a neural system are
neurons [2, 3], relaxation oscillators [4–12] that sum the
inputs from many other neurons and, upon reaching a
threshold, produce a pulse that is sent to many down-
stream connections. The concept of using photonic sig-
nals with superconducting electronics to form networks
of neurons was proposed in Ref. 13, but that work left
many details undeveloped. The principal benefits of us-
ing light are the fanout and speed of communication.
Superconducting detectors and electronics offer energy
efficiency, information processing, and memory. To har-
ness these advantages for neural computation, specific
optoelectronic devices must be designed to perform the
necessary neural operations.
The goal of this series of papers is to develop the spe-
cific superconducting optoelectronic devices that may be
used for high-performance neural systems, and the focus
of this paper is on the conversion of photonic commu-
nication events on many synapses to an integrated total
signal stored in the neuron. These optoelectronic de-
vices must meet several criteria: 1) The neuron must
be able to achieve leaky integrate-and-fire functionality
[2, 14] wherein activity on multiple synapses contributes
to an integrated signal with a controllable leak rate; 2)
Single-photon detection events must contribute to the
integrated signal, and the amount each detection event
contributes to the integrated signal should depend on a
dynamically reconfigurable synaptic weight; 3) Neurons
that are sensitive to the sum of spike events must be
achievable in order to make use of rate-coded signals [15],
and neurons that are sensitive to the timing between af-
ferent spikes must also be achievable in order to make use
of temporal coding [14, 16–18]; 4) The circuits must scale
to thousands of synaptic connections to integrate infor-
mation across moderately sized cognitive circuits [19]; 5)
The dynamic range of the neuron and synapses should
allow activity on a large fraction of the synapses to con-
tribute to a neuronal firing event, yet repeated activity on
a small fraction of the synapses should also be able to in-
duce a neuronal firing event; 6) Synapses with inhibitory
as well as excitatory functionality must be achievable,
and inhibition must work in conjunction with dendritic
spines [9, 20, 21] to enable synchronization on multiple
time scales [17, 20, 22–24]. This paper explores circuit
designs satisfying all these criteria.
We design a device that performs the operation of
transducing single-photon signals to supercurrent stored
in a loop. The circuit utilizes superconducting-nanowire
single-photon detectors (SPDs) [25–28] in conjunction
with Josephson junctions (JJs) [29–31] and mutual induc-
tors [32] to achieve the desired operations. Modification
of a current bias can change the synaptic weight of the
connection, and we present designs for receiver circuits
in neurons with 10, 100, and 1000 synaptic connections.
Each synapse is an analog photon-to-fluxon transducer
wherein the number of fluxons produced upon the detec-
tion of a photon is proportional to the synaptic weight.
In Ref. 33 we discuss how these receiver circuits can be
coupled to similar SPD/JJ circuits to achieve dynamic
synaptic weights capable of spike-timing-dependent plas-
ticity and metaplasticity. In Ref. 34 we discuss how the
integrated supercurrent can be compared to a threshold,
and the output circuit used to drive a nanophotonic light
source.
II. CONCEPTUAL OVERVIEW
A schematic of the neuron under consideration is
shown in Fig. 1(a). Operation is as follows. Photons
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FIG. 1. (a) Schematic of the neuron showing excitatory (Se)
and inhibitory synapses (Si) connected to an integration loop
with a variable threshold. The wavy, colored arrows are pho-
tons, and the straight, black arrows are electrical signals. The
output of the thresholding integrator is input to the transmit-
ter, T. The dashed box encloses a synapse and the integra-
tion loop, which are the focus of this work. (b) Sequence
of events during synaptic firing event. (i) Single-photon de-
tector transduces photon to electrical current. (ii) Fluxons
produced when SPD diverts current to JJ. The number of
fluxons is determined by the synaptic bias current, which is
controlled by the box labeled W in (a), discussed in Ref. 33.
(iii) Fluxons added to integration supercurrent storage loop.
When the current in the loop reaches threshold, an electrical
signal is sent to the transmitter.
from afferent neurons are received by SPDs at a neu-
ron’s synapses. Using Josephson circuits, these detec-
tion events are converted into an integrated supercurrent
that is stored in a superconducting loop. The amount
of current added to the integration loop during a synap-
tic photon detection event is determined by the synaptic
weight. The synaptic weight is dynamically adjusted by
another circuit combining SPDs and JJs [33]. When the
integrated current from all the synapses of a given neu-
ron reaches a threshold, an amplification cascade begins,
resulting in the production of light from a waveguide-
integrated light-emitting diode. The photons thus pro-
duced fan out through a network of passive dielectric
waveguides and arrive at the synaptic terminals of other
neurons where the process repeats.
The synaptic receiver circuit, which is the focus of this
work, is enclosed in the dashed box of Fig. 1(a). The
operation of the synapse within the dashed box is illus-
trated schematically in Fig. 1(b). The photons produced
when a neuron fires are received at downstream synaptic
connections by an SPD. At a single synaptic connection,
an SPD converts a photon to an electrical signal, namely
an electrical supercurrent (Fig. 1(b) part (i)). This su-
percurrent is diverted from the SPD to a JJ, where it
causes the net current through the JJ to exceed Ic, tem-
porarily switching the junction to the voltage state and
generating a series of fluxons (Fig. 1(b) part (ii)). We
refer to this detection of a photon by the SPD and sub-
sequent generation of fluxons by the JJ as a synaptic
firing event. The synaptic weight of the connection is
implemented via the current bias across the JJ. The ef-
fect of this synaptic weight is to change the duration the
JJ is held in the voltage state, and therefore the number
of fluxons generated during a synaptic firing event. If the
synaptic weight is weak, a small number of fluxons, and
therefore a small total amount of supercurrent, will be
generated during the synaptic firing event and added to
the integration loop. If the synaptic weight is strong, a
large number of fluxons, and therefore a large amount of
supercurrent, will be generated during the synaptic firing
event. The means to control this synaptic bias current
are discussed in Ref. 33. The SPD response is virtually
identical whether the number of photons present is one
or greater than one, and for energy efficiency it is advan-
tageous to send the fewest number of photons possible to
each synaptic connection. The SPD response also does
not depend strongly on the frequency of light across a
bandwidth broad enough for multiplexing [28]. Imple-
menting synaptic weight in the electronic domain in this
manner makes use of both the speed and energy efficiency
of Josephson junctions, while leveraging the strengths of
light for communication.
The supercurrent generated during each synaptic fir-
ing event is added to a superconducting loop, called the
synaptic integration (SI) loop, which integrates the total
current from all synaptic firing events at that synapse
(Fig. 1(b) part (iii)). A neuron may comprise multiple
stages of cascaded loops connected by mutual inductors.
These neuronal integration (NI) loops combine the sig-
nals from all the synapses connected to the neuron. Ul-
timately, the current coupled to the NI loop(s) is ampli-
fied using a current transformer which induces current in
a final loop, the neuronal thresholding (NT) loop. The
NT loop is a superconducting loop which contains a JJ
which produces an output current pulse when its critical
current (threshold) is reached. This threshold can be dy-
namically varied with a current bias. The current pulse
generated when the neuron reaches threshold is ampli-
fied and ultimately used to trigger a photon–generation
event. The amplification stage of the circuit operation is
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FIG. 2. Circuit diagram of a simple photon-to-fluxon trans-
ducer combining a single-photon detector, Josephson junc-
tion, and flux storage loop.
discussed in Ref. 34.
III. CIRCUIT OPERATION
As described in Sec. II, the synaptic receiver circuit
under consideration transduces photonic signals to stored
supercurrent. A simple instantiation of the concept is
shown in Fig. 2, and a variant without a JJ is discussed
in Appendix A. The transduction portion of the synapse
comprises an SPD in parallel with a JJ. The SPD is
shown as a variable resistor in series with an inductor,
and it is current-biased with Ispd. The variable resistor
has zero resistance in the steady state, and it switches
to a high-resistance state temporarily upon absorption
of a photon [35]. The synaptic-firing JJ (Jsf) is current-
biased by the DC current Isy. This synaptic bias current
is below the junction critical current, Ic. In general, JJs
are current biased to bring them to the desired operat-
ing point relative to Ic [30, 31]. For the photon/fluxon
transducer circuit, the sum of the SPD bias current and
the synaptic bias current are chosen to exceed Ic. Thus,
when the SPD detects a photon, it diverts its bias current
to the JJ, temporarily switching Jsf to the voltage state,
causing the production of flux quanta. The number of
flux quanta generated in a synaptic firing event depends
on the relation between Ic, Ispd, and Isy, as well as the
SPD time constant, Lspd/rspd. This flux is trapped in
the SI loop. Utilization of a JJ in this circuit is advan-
tageous to decouple the amount of current added to the
loop from the time it is stored in the loop (see Appendix
A). The SI loop is inductively coupled to the NI loop,
which receives input from many synapses. The current
in the SI loop decays with the τsi = Lsi/rsi time constant,
which can be chosen over a broad range. By choosing τsi
to be different for different synapses, one can diversify the
temporal information provided to the neuron [20, 36–38]
(see discussion of reset and refraction in Ref. 34).
The circuit of Fig. 2 captures the concept of the re-
ceiver, but its performance is limited in this configura-
tion because the SI loop saturates at a small current.
Higher saturation current is achieved by separating the
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FIG. 3. (a) Circuit diagram of the photon-to-fluxon trans-
ducer connected to the synaptic integration loop by a JTL.
(b) Circuit diagram of multiple synapses connected to the
neuronal integration loop and the neuronal thresholding loop.
transduction operation from the SI loop by a Josephson
transmission line (JTL) [30, 31], as shown in Fig. 3(a).
This form of the receiver circuit is the form used as a
synapse in this work.
In the configuration of Fig. 3(a), the fluxons produced
by the switching of Jsf during a synaptic firing event
propagate down a Josephson transmission line (a single
JJ in this study), and drive the switching of a junction
inside the SI loop. The fluxons from multiple synaptic
firing events can be stored in the SI loop, and therefore
we may wish to use a loop that can contain many flux-
ons. The current added to the loop by a single fluxon
is Iφ = Φ0/Lsi, where Φ0 = h/2e = 2.07 × 10−15 Wb
is a quantum of magnetic flux. The SI loop can main-
tain a linear response in the presence of many synaptic
firing inputs if Lsi is chosen to be large, or the SI loop
can saturate and act as a high-pass filter if Lsi is chosen
to be small, thus providing one means of implementing
short-term plasticity [37].
The SI loop is inductively coupled to the NI loop,
(Fig. 3(b)), which stores a current proportional to the
sum of the currents in all the SI loops. The use of mutual
inductors allows many synapses to add current to an NI
loop without introducing leakage current pathways. Fi-
nally, the NI loop couples to a third loop, the NT loop.
The mutual inductor coupling the NI loop to the NT loop
serves as a transformer to amplify the current, increasing
the current that must be detected at threshold. The NT
loop may not need to be a separate loop when the number
of synapses, Nsy, is small. The performance of the NT
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FIG. 4. Operation of the synaptic firing circuit during a
synaptic firing event for three values of Isy. The three traces
in each of these plots are normalized such that the maximum
of each trace within the displayed time window is set to one
and the minimum is set to zero. The colors of the traces are
in reference to the current paths and voltage node labeled
in Fig. 3(a). (a) Activity of the synaptic firing circuit for
Isy = 800 nA. (b) Activity of the synaptic firing circuit for
Isy = 1 µA. (c) Activity of the synaptic firing circuit for Isy =
3 µA. (d) Temporal zoom for Isy = 800 nA. (e) Temporal zoom
for Isy = 1µA. (f) Temporal zoom near the beginning of the
photon-detection pulse for Isy = 3 µA. (g) Temporal zoom
near the end of the photon-detection pulse for Isy = 3 µA.
loop upon reaching the current threshold is discussed in
Ref. 34. A neuron of this variety integrates the combined
currents from all of the synapses and communicates that
signal to the thresholding loop, as shown in Fig. 3(b).
In Fig. 4, we demonstrate the operation of the synaptic
receiver as it experiences a synaptic firing event. Here
we use WRSpice [39] to model the circuit of Fig. 3(a).
We treat the SPD as a current source with exponen-
tial rise with 100 ps time constant followed by exponen-
tial decay with 50 ns time constant. The amplitude of
the SPD current pulse is 10µA (see Appendix B). Fig-
ures 4(a)-(c) show the activity of a synaptic firing event
for Isy = 800 nA, 1 µA, and 3µA, respectively. With
Isy = 800 nA, the junction is briefly driven above Ic, and
eight fluxons are transmitted to the SI loop. The synap-
tic firing event causes the current in the SI loop, Isi, to
increase by 1.7 nA. If we increase the bias current by an
amount equal to six times the thermal current noise (as-
suming Lspd = 100 nH), then Isy = 1 µA. The synaptic
firing event produces 33 fluxons and adds 7 nA to the SI
loop. Further increasing the synaptic bias to 3µA gives
the behavior shown in Fig. 4(c). In this case, 497 fluxons
add 103 nA to the SI loop.
The period of the voltage pulses is observed to decrease
through the duration of the SPD pulse. When the JJ
is maintained in the voltage state, a flux quantum will
be produced when
∫
V (t)dt = Φ0. As the current from
the SPD pulse decays, the voltage across Jsf decreases,
leading to a longer duration between production of flux
quanta. The energy consumed by a synaptic firing event
is discussed in Appendix C.
The analysis of Fig. 4 provides the currents and volt-
ages present during a synaptic firing event for three val-
ues of Isy. Appendix B quantifies the device performance
more systematically. A principal objective of this analy-
sis is to determine the range of synaptic bias currents over
which we would like to operate. Operating with a mini-
mum synaptic bias of 1 µA enables us to work close to the
energy-efficiency limit of the circuit, and we anticipate
that the exact number of fluxons produced during a firing
event will be noisy, much like the activity of a biological
neuron [18]. The amount of current added to the SI loop
during a synaptic firing event with strong synaptic weight
should be significantly larger than the amount of current
with a weak synaptic weight. We choose Isy = 3 µA to
be the largest synaptic bias at which we would like to
operate, and thus a synaptic firing event with a strong
synaptic bias adds 15 times as much current to the SI loop
(and therefore the NI loop and NT loop) as a firing event
with a weak synaptic bias. This ratio is entirely tun-
able based on the needs of the system. Learning—either
supervised or unsupervised —should adjust the synaptic
bias current over the range 1 µA < Isy < 3 µA. Circuits
accomplishing this are discussed in Ref. 33.
IV. MULTISYNAPTIC NEURONS
In general, a neuron will combine signals from many
synaptic connections and produce a pulse when this com-
bined signal reaches a threshold. We would like to know
how devices will perform when many synapses are inte-
grated with a single NI loop. Combining the data from
Figs. 4 and 10 (Appendix B), we find that the SI loop
with this design can receive over 1000 synaptic firing
events when Isy = 1µA, and 82 synaptic firing events
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FIG. 5. Variation of neuronal response with number of synap-
tic connections. (a) Activity during a synaptic firing event
when only a single synapse is present. (b) Activity dur-
ing a synaptic firing event when ten excitatory synapses are
present. (c) Effect of timing delay between two synaptic firing
events on different synapses in a neuron of Nsy = 10. The red
traces show the SPD pulses and current added to the neuronal
integration loop for two coincident synaptic firing events. The
green traces show a delay of 10 ns between the two synaptic
firing events. The blue traces show a delay of 50 ns between
the two synaptic firing events. In all three scenarios, the total
accumulated current in the neuronal integration loop is equal.
when Isy = 3 µA before saturation of the loop occurs
(assuming τsi → ∞). If the loop contains a resistance,
the trapped flux will leak with the L/r time constant,
leaving the synapse ready to receive further synaptic fir-
ing events. We wish to determine whether or not this
activity is sufficient to produce a neuronal firing event.
To conduct this analysis, we need to analyze how the
SI loops couple to the NI loop and the NT loop. These
calculations are described in Appendix D.
In Appendix D we motivate choices for Lsi and Msy
(Fig. 3(b)). We wish to know how inductively coupling
multiple SI loops to a single NI loop affects the opera-
tion during synaptic firing events. Figures 5(a) and (b)
compare a synaptic firing event of a neuron with a single
synaptic connection to a synaptic firing event of a single
synapse connected to an NI loop with 10 synaptic connec-
tions. The number and timing of the fluxons is identical.
The effective inductance of the SI loops in the two cases
is dominated by Lsi, so the current added to the SI loop
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FIG. 6. A neuron with seven excitatory and three inhibitory
synaptic connections. The excitatory and inhibitory current
inputs are shown as green and red traces and are referenced
to the left y axis. The blue trace is Isy, referenced to the
right y axis. At time t = 10 ns, a synaptic firing event occurs
on an excitatory synapse with Isy = 1 µA. At time t = 50 ns,
a synaptic firing event occurs on an excitatory synapse with
Isy = 3 µA. At time t = 90 ns, a synaptic firing event occurs
on an inhibitory synapse with Isy = 1 µA. At time t = 130 ns,
a synaptic firing event occurs on an excitatory synapse with
Isy = 3 µA. At time t = 160 ns, a synaptic firing event occurs
on an inhibitory synapse with Isy = 3 µA. The colors in this
plot are not in reference to Figs. 3 - 5.
with each fluxon is nearly independent of the number of
synaptic connections on the NI loop. The amount of cur-
rent added to the NI loop with each fluxon added to a SI
loop depends on the ratio of Msy to the total inductance
of the NI loop, which depends on Nsy. After a single
synaptic firing event on a NI loop with Nsy = 1, Ini =
3.4 nA, and after a single synaptic firing event on a NI
loop with Nsy = 10, Ini = 650 pA. These examples are for
the case of Isy = 1 µA, but the conclusions hold across
the operational range of Isy. The purpose of Fig. 5(a)
and (b) is to demonstrate that SI loops inductively cou-
pled to an NI loop do not change their behavior when
additional synapses are added to the neuronal loop.
The effect of timing delay between two synaptic fir-
ing events on different synapses in a neuron of Nsy = 10
is shown in Fig. 5(c). The total current added to the
NI loop is independent of the timing delay between the
two synaptic firing events. These linearities with respect
to Nsy and pulse timing delay are attractive features of
inductively coupled synapses. Contexts in which nonlin-
earity with respect to arrival time is desirable, such as for
temporal coding [16, 17] or dendritic processing [21, 40],
are likely to employ two-photon receiver circuits such as
discussed in Fig. 7. The purpose of Fig. 5(c) is to demon-
strate that SI loops inductively coupled to an NI loop
do not change their behavior when additional synapses
on the neuronal loop fire concurrently. The independent
behavior of the SI loops when inductively coupled to the
NI loop are an important reason why inductive coupling
is preferable to direct wiring of synapses to a common
firing JJ or integration element.
6It is important for a neuron to be able to receive ex-
citatory and inhibitory connections [2, 24, 41, 42]. In-
hibitory connections keep the network from experiencing
runaway activity and are crucial for temporal synchro-
nization [9, 17, 20, 22, 23]. Inhibitory connections can
be constructed with the same photon-to-fluxon transduc-
tion circuit presented thus far by changing the sign of
Msy. We investigate a neuron with seven excitatory and
three inhibitory connections in Fig. 6. The figure shows
a time trace of Ini as three excitatory and two inhibitory
synaptic firing events occur. One of the excitatory events
and one of the inhibitory events occur in synapses with
Isy = 1µA, and the other events occur in synapses with
Isy = 3µA. This plot demonstrates the dynamic state of
a multi-synaptic neuron under the influence of excitatory
and inhibitory connections.
The symmetry between inhibitory and excitatory
synapses is broken by Ithb , the current bias across the
thresholding junction. The circuit can be designed so
that saturation of all inhibitory SI loops is insufficient
to add enough counter current to the NT loop to over-
come Ithb and reach threshold. Thus, repeated excita-
tory events can drive the neuron to spike, but repeated
inhibitory events can only move the device further from
threshold and cannot trigger a spike, much like the polar-
izing effects of inhibitory interneurons in biological neural
systems.
V. DENDRITIC PROCESSING
In addition to neurons that integrate single-photon
pulses, as described in Sec. III, it is desirable to achieve
neurons that detect coincident signals from two or more
pre-synaptic neurons for detecting temporally coded in-
formation [16, 17, 21, 40, 43, 44]. The mutual informa-
tion regarding a stimulus conveyed by two or more neu-
rons can be approximated by a power series (or Volterra
expansion [14]) with the leading term corresponding to
firing rate, and the second-order term representing cor-
relations [45]. In biological neurons, temporal synaptic
sequences can be detected using hardware nonlinearities
present in dendritic spines [21, 40], which perform im-
portant cortical computations. Detection of timing cor-
relations and sequences can be achieved in the optoelec-
tronic hardware platform under consideration using two
(or more) SPDs in a similar circuit to the synaptic re-
ceiver of Fig. 3(a).
In Fig. 7 we analyze a two-photon symmetrical coinci-
dence detection circuit. The circuit diagram is shown in
Fig. 7(a). The two SPDs are biased symmetrically, and
the circuit is designed such that if either SPD detects a
photon in isolation, the current across the JJ remains be-
low Ic, but if both detect a photon within a certain time
window, the current across the JJ can exceed Ic, adding
current to the SI loop. The amount of current added to
the SI loop is plotted as a function of the difference in
arrival times between two photons in Fig. 7(b). WRSpice
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FIG. 7. Coincidence-detection circuit for neurons sensitive
to temporal coding. (a) Circuit diagram of symmetric two-
photon coincidence detection circuit. (b) Current added to
SI loop as a function of time delay between arrival of the
photons. Performance was calculated for the three values of
Isy shown in the legend.
was again used for these simulations, but in this case the
SPDs were modeled not as current sources, but as resis-
tors of 5 kΩ with 200 ps duration occurring at specified
photon-arrival times [35]. The time scale over which cor-
related events are detected is set by the Lspd/rspd time
constant of the circuit. In the main panel, this time con-
stant is 500 ns, and in the inset it is 50 ns. Longer cor-
relation windows can be straightforwardly achieved, and
the shortest correlation window will be limited by the
latching time of the SPD.
Due to the symmetric biasing of the two SPDs, the
circuit of Fig. 7 is insensitive to order of photon ar-
rival. By breaking this symmetry, similar receiver cir-
cuits which detect ordered correlations can be used for
Hebbian learning [33]. The two-SPD circuit of Fig. 7 can
also be extended to detect other sequences of activity,
as shown in Fig. 8(a), wherein a specific sequence of four
photons will trigger synaptic firing. In this example of us-
ing optoelectronic circuits to emulate nonlinear process-
ing in dendrites, the cascade of photon detectors plays
a role analogous to a dendritic spine, which may bring
the neuron closer to threshold if a specific sequence of
photons is incident on the SPD array. In this case, only
the sequence red–yellow–blue–green will add flux to the
SI loop. Each SPD plays the role of a synapse, and the
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FIG. 8. Two approaches to dendritic processing. (a)
Schematic of optoelectronic circuit for detecting a specific se-
quence of synaptic events. (b) Schematic of hierarchy of loops
for nonlinear electrical response. In practice, JJs in the DI
loops would need to be current biased, and a buffer stage
would likely be inserted into loops contacted by inhibitory
connections.
SPDs taken together with Jsf and the SI loop play the
role of a dendritic spine.
Dendritic processing can also be used for intermediate
nonlinear processing between synapses and the neuron
[46]. An example circuit is shown in Fig. 8(b). Here,
multiple SI loops are inductively coupled to another loop,
which contains a JJ. Only when the junction is driven
above its critical current does an appreciable signal get
added to the dendritic integration (DI) loop, which is an
intermediate, nonlinear processor between the SI loops
and the NI loop. In this case, the DI loops are analogous
to dendritic spines. An important role of dendritic spines
is in conjunction with inhibitory interneurons that can
temporarily suppress the efficacy of an entire dendritic
spine [9, 20, 24]. At the bottom of Fig. 8(b) we show how
an inhibitory interneuron may be inductively coupled to
a dendritic spine. When inhibition is applied to the loop,
it may be impossible for the synaptic connections to drive
the JJ above threshold and add flux to the DI loop. Many
levels of loop hierarchies can be combined in this way
to achieve various nonlinear functions as well as current
amplification before the neuronal thresholding loop.
As discussed in Ref. 47, dendritic processing in con-
junction with inhibitory interneurons contributes to net-
work synchronization on various temporal and spatial
scales [9, 17, 22–24, 48]. The approach to dendritic spines
shown in Fig. 8(b) is one way inhibition could be used
with the synapses presented here to achieve these func-
tions thought to be necessary for cognition [20, 49]. In
this context, engineering synaptic and dentritic circuits
with a variety of time constants (analogous to mem-
brane time constants) is important, as these time con-
stants affect synchronization frequency [7] and enable
neurons with a greater diversity of synapses [50]. As
discussed in Ref. 47, power-law dynamics are necessary
for information integration and self-organized criticality,
and a power-law frequency distribution can be achieved
through the superposition of exponential decay functions
with a diversity of time constants [38]. To achieve this
with the dendritic processors shown in Fig. 8(b), resis-
tors are placed in each DI loop. The L/r time constant
of each DI loop will set its temporal response, and in
this way, different dendrites can be given different time
constants. Similarly, a resistor can be placed in each SI
loop so that each synaptic excitation has a characteristic
time constant, as discussed previously. These resistors
will also accomplish the task of purging flux from the
SI and DI loops to avoid saturation. As indicated in
Fig. 8(b), inhibition can be applied at various points in
the loop hierarchy, including specific synaptic loops, den-
dritic loops, the neuronal integration loop, and even the
current source to the light emitter [34]. These different
structural implementations of inhibition are analogous
to the three main forms of inhibition observed in biolog-
ical neurons, wherein interneurons target dendrites, the
soma, and the axon initial segment [24].
VI. DISCUSSION
The present work has investigated a superconducting
optoelectronic neuron receiver circuit utilizing an analog
SPD-to-JJ transducer that couples flux to a storage loop.
The synaptic weight can be enacted by changing the bias
to the JJ, and the storage loop can hold flux resulting
from between 80 and 1000 synaptic firing events depend-
8ing on the synaptic weight. It has further been shown
that 1000 of these synapses can be inductively coupled
to an integration loop and ultimately to a thresholding
JJ. Designs for single-photon-sensitive receivers capable
of operating on rate-coded signals as well as two-photon-
sensitive receivers capable of operating on temporally
coded signals have been discussed. Excitatory as well
as inhibitory behavior has been demonstrated, and a hi-
erarchy of loops for dendritic processing has been shown.
Variations on the designs presented here may also be
useful. For example, we have been discussing varying
Isy to update the synaptic weight, but it is possible to
achieve similar functionality by varying Ispd while keep-
ing Isy fixed. Variations trading dynamic range and/or
noise for improved energy efficiency are also possible.
Many aspects of this circuit require further analysis.
The task of adjusting the synaptic weight via the synap-
tic bias current is addressed in Ref. 33. A means by which
the thresholding JJ can trigger a neuronal firing event is
treated in Ref. 34. A network of waveguides capable of
connecting neurons with thousands of synapses is devel-
oped in Ref. 19. That reference also analyzes the spatial
scaling of the photonic and electronic devices involved.
Throughout these papers, we have emphasized the ad-
vantages of short communication delays achieved through
light-speed signaling. Yet delays in cortical circuits can
be leveraged for computation. One role played by de-
lays is to diversify the oscillation frequencies of various
neuronal assemblies in which a given neuron participates.
In this context, it is not simply the communication de-
lay due to axon conduction that is responsible for es-
tablishing the time constant, but rather the entire de-
lay between a neuronal firing event and the subsequent
synaptic firing event at the post-synaptic neuron. In the
synaptic receiver circuits presented here, synaptic delays
may be introduced in the electronic domain with LC
circuits between the synaptic firing junction, Jsf , and
the SI loop (see Fig. 3(a)). This approach will enable
networks to diversify oscillation frequencies while main-
taining the advantages of short communication delays for
high-frequency synchronization [9, 20, 49] and large-scale
information integration [36].
In addition to utilization as a neural computer, experi-
ments using these neural circuits may be useful for testing
hypotheses in neuroscience. The circuits presented here
can be reconfigured and extended to make use of nu-
merous SPDs performing nonlinear correlation functions
on signals from numerous pre-synaptic neurons as well
as employing multiple integration loops, multiple thresh-
olding elements, and multiple light sources suitable for
experimenting with different synaptic and dendritic cir-
cuit paradigms. Additionally, similar receiver circuits can
be utilized for dynamic learning, synaptic plasticity, and
metaplasticity, as presented in Ref. 33.
In Ref. 47 we argue that cognitive systems benefit
from information integration across spatial and tempo-
ral scales. Temporal integration is achieved with a power
law distribution of neural oscillation frequencies. The
receiver circuits presented in this work enable this func-
tionality in at least two ways. First, they are fast and
can detect photon communication events at 20 MHz and
possibly faster. The brain oscillates at frequencies from
0.05 Hz to 600 Hz [20]. Noise is likely to limit supercon-
ducting optoelectronic device operation at low frequen-
cies, but we assume these circuits can oscillate down to
1 Hz. Thus, while the human brain oscillates at frequen-
cies spanning four orders of magnitude, these receivers
could contribute to oscillations across seven orders of
magnitude, indicating the potential for information inte-
gration across very large networks [36]. The second man-
ner in which these receivers are well-suited to achieving
a power law frequency distribution is that their oscilla-
tory response is tunable, so each neuron can participate
in a broad range of oscillations. This tunable response
is achievable by changing the threshold of the JJ in the
NI loop or DI loops by changing bias currents, and also
by changing which synapses are effective at a given time
using inhibition and dendritic processing. Such dynamic
effects in synapses and neurons in the brain are crucial
for maximally utilizing the time domain for information
integration [9].
Finally, we point out that while the circuits presented
here utilize photons for communication and to trigger
synaptic firing events, similar functionality is achievable
using only fluxons. The SPD in Fig. 2 can be replaced
with an nTron [51], the gate of which can be driven nor-
mal by one or more fluxons [34]. The same techniques of
utilizing a hierarchy of integration loops, dendritic pro-
cessing, and synaptic weighting can be used in those cir-
cuits as well. Achieving the communication necessary for
large networks [19] will be cumbersome with purely elec-
tronic circuits. Yet such neurons may fire at rates beyond
10 GHz with very low power consumption when driving
up to ≈ 20 synaptic connections. Networks combining
electronic and optoelectronic neurons extend the power
law degree distribution to lower degree and the power
law frequency distribution to higher frequency. While
other purely electronic, JJ-based neurons and synapses
have been proposed [52–54] and demonstrated [55, 56],
we point out how the circuits presented here can be con-
verted to purely electrical neurons to illustrate the conti-
nuity of electronic and photonic implementations, and to
show that networks with both electrical and optical neu-
rons working in conjunction based on the same neural
principles and fabrication process can be achieved.
This is a contribution of NIST, an agency of the US
government, not subject to copyright.
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FIG. 9. Circuit diagram of a simple photon-to-fluxon trans-
ducer combining a single-photon detector, resistor, and flux
storage loop.
Appendix A: Synaptic transducer without
Josephson junction
A circuit similar to the one shown in Fig. 2 is depicted
in Fig. 9. The equations of motion for this system can be
represented as
dI1
dt
=
1
Lspd
[(rsf + rspd)Ispd
− (rsf + rspd + rhs)I1 − rsfI3],
(A1)
and
dI3
dt
=
rsf
Lsil
(Ispd − I1 − I3) . (A2)
The advantage of the circuit in Fig. 9 is that it can be
constructed without Josephson junctions, thereby sim-
plifying the fabrication process. However, this circuit
has two primary weaknesses. First, the synaptic bias
current, Isy, and the SPD bias current, Ispd, cannot be
separated, as they could in the case of Fig. 2 because the
resistor rsf disrupts the superconducting path to ground.
The synaptic bias must either be limited to the range of
the plateau of the SPD [28], or the synaptic bias will be
convoluted with the probability of detecting a photon.
Second, the rise time and the decay time of the current
I3 are identical (as seen in Eq. A2), and therefore the
amount of current that is added to the SI loop during
a synaptic firing event and the lifetime of that current
in the SI loop are interdependent. The circuits of Figs.
2 and 3(a) allow the amount of current that is added
to the SI loop (and therefore the synaptic efficacy) to
be adjusted in hardware through Lsil and dynamically
through Isy, while the photon detection probability is
set independently (and dynamically) with Ispd, and the
synaptic decay time is set independently with rsi.
While it may be useful in the near term to pursue cir-
cuits like the one shown in Fig. 9, the synaptic weighting
circuits described in Ref. 33 cannot be modified in a simi-
lar manner to replace Josephson junctions with resistors,
as they must store flux indefinitely to maintain mem-
ory, and therefore must not have an L/r leak rate. We
therefore expect the mature hardware platform to employ
Josephson junctions for optimal device performance.
Appendix B: Design of synaptic transducer
Unless otherwise specified, we take Ispd = 10µA, com-
parable to the switching current of MoSi [57] SPDs.
Designs with lower Ispd, as would be present in WSi
nanowires [28], or higher Ispd, as would be present in
NbN [25] or NbTiN [58] nanowires are also straightfor-
ward to achieve. The variable resistor of the SPD has
zero resistance in the steady state, and it switches to
a high-resistance state (≈ 5 kΩ) temporarily (≈ 200 ps)
upon absorption of a photon [35]. Typical values for the
parameters in Fig. 3(a) are Lspd = 100 nH, Ispd = 10µA,
rspd = 2 Ω, Isy = 800 nA - 4µA, Lsf = 200 pH, Ib = 7µA
- 9 µA, Lsi = 100 nH - 10 µH, and Msy = 1 nH. The Ic
of the JJs is chosen to be 10 µA in this work to improve
energy efficiency. In Ref. [19] we argue this is not neces-
sary, and implementation with junctions of Ic = 40µA
or higher is probably a better design choice. The JJs
used in simulations in this work and the companion pa-
per [33] have βc = 0.95, where βc = 2eIcCR
2/~, with C
the junction capacitance and R the junction resistance in
the RCSJ model [30, 31]. The parameter βc corresponds
to the junction damping (with βc = 1 corresponding to
critical damping), and for this study, we consider slightly
over-damped junctions. Typical values for the amplify-
ing transformer inductors in Fig. 3(b) are Lat1 = 1 µH
and Lat2 = 100 pH.
In all flux-storage loops, there is a trade-off between
inductance and area. High-kinetic-inductance materi-
als such as WSi have inductance per square as large as
250 pH/. By patterning a nanowire of such a material
in a meander geometry, we can produce an inductor with
10 µH in an area of 35µm × 35 µm with a minimum fea-
ture size of 50 nm. We demonstrate in Ref. 19 that these
relatively large inductors are still compatible with scal-
ing to neurons with 1000 synapses because the area of
photonic routing is generally the limiting factor.
A JJ coupled to an inductive loop is often character-
ized by the parameter βL = 2piLIc/Φ0, which quantifies
the amount of phase a loop can store. βL/2pi quanti-
fies the number of flux quanta that can be stored. For
the design discussed here, βL/2pi = 5 × 104. For digital
computing applications, βL/2pi = 1.6 is typical. There is
also an area/inductance trade-off for the mutual inductor
coupling each SI loop to the NI loop, and in the present
work we choose 1 nH for this mutual inductor, as will be
discussed in Appendix D.
Figure 10(a) and (b) summarize the current added to
the SI loop and the number of flux quanta generated
during a synaptic firing event for a range of values of
Isi and for four values of Lsf . It is apparent that the
nonlinearity of the operation as a function of Isy is not
extreme, indicating that a comfortable range of operating
currents can be tolerated, and sensitivity to noise will
10
0
2
4
6
8
10
0 50 100 200 250150
Time [ns]
I si
 [
µA
]
I
sy
 = 1 µA
I
sy
 = 3 µA
0
1
2
 ∆
I si
 [
10
0 
n
A
]
1 2 3 4
0
2
4
6
8
I
sy
 [µA]
N
fq
 x
 1
00
L
sf
 = 100 pH
L
sf
 = 200 pH
L
sf
 = 300 pH
L
sf
 = 400 pH
(a)
(b)
103 nA
7 nA
497
8.4 µA
7.1 µA
33
FIG. 10. Response of the synaptic integrating loop to pho-
tonic activity. (a) Current added to the synaptic integrating
loop, ∆Isi, per synaptic firing event as a function of synaptic
bias current, Isy. The right y-axis gives the corresponding
number of flux quanta. We choose to operate with Isy be-
tween 1 µA and 3µA, and the values of ∆Isi for these oper-
ation points are shown on the plot. (b) Current circulating
in the synaptic integrating loop as a function of time as flux
is added to the loop by fixing the bias of Jsf at 10 µA +Isy
for Isy = 1 µA and 3 µA. In these calculations, Lsi = 10 µH,
Ispd = 10µA, Ib = 9 µA.
be not be cumbersome. The dashed green lines indicate
reasonable choices for the minimum and maximum values
of Isy. At the minimum value of 1 µA, roughly 30 fluxons
are added to the SI loop during a synaptic firing event,
and at the maximum value of 3 µA, roughly 500 fluxons
are added. Under these operating conditions, a synaptic
firing event with a strong synaptic bias adds 15 times as
much current to the SI loop (and therefore the NI loop
and NT loop) as a firing event with a weak synaptic bias.
In addition to quantifying the current added to the
SI loop during a synaptic firing event, we also need to
quantify the total storage capacity of the SI loop. To de-
termine this quantity, we use WRSpice to calculate the
current in the SI loop as a function of time when Jsf is
driven by a fixed current of 10 µA in addition to the ap-
plied Isy. The two traces of Fig. 10(c) show that the sat-
uration current of the SI loop is slightly different for the
weak and strong synaptic bias currents. The saturation
value of Isi depends on the choice of Lsf , and we have
chosen Lsf = 200 pH to maximize the saturation value
of Isi when Isy = 1 µA. This maximizes the total num-
ber of synaptic firing events the SI loop can store before
saturation. It is for this reason that the three-junction
circuit of Fig. 1(c) is investigated in this work. Utilizing
only one or two junctions results in a decreased storage
capacity of the SI loop. In mature designs, it may be
advantageous to use a smaller inductor to engineer sat-
uration at a lower level of synaptic activity to introduce
an additional nonlinearity to the synapse.
For all WRSpice calculations shown in this work, the
value Ib is 9µA, leading to current biases across Jsf ,
Jjtl, and Jsi of 2.2 µA, 8.1 µA, and 8.8 µA, respectively,
when the SPD is not firing and Isy = 1 µA. These num-
bers are 3.9µA, 8.3 µA, and 8.8µA when Isy = 3 µA.
Of these three junctions, only Jjtl is not embedded in a
high-inductance loop, making it the most susceptible to
noise. This value of Ib has been chosen as a compromise
between flux storage capacity of the SI loop and imper-
viousness to noise. Based on the analysis of Ref. 59, we
calculate the effective temperature, T˜ = 2pikBT/Φ0Ic,
and inductance parameter, λ = Φ0/2piLIc, where L is
the total inductance of the loop. For the junctions un-
der consideration with Ic = 10 µA at 4.2 K, T˜ = 0.0176.
The Josephson inductance of the junctions at zero bias
is 33 pH, giving a total loop inductance of 266 pH and an
inductance parameter of λ = 0.124. With these values of
T˜ and λ, the analysis of Ref. 59 informs us that biasing
Jjtl with 8.1 µA is below the switching current of 9µA at
4.2 K. If an application requires further noise reduction,
very similar circuit operation can be achieved by apply-
ing Ib = 7µA, provided the range of synaptic biases is
shifted to 2 µA < Isy < 4 µA. With Ib = 7µA, the bias
across Jjtl is 6.6 µA when Isy = 4µA.
It may be the case that for different applications or
during different periods of learning and operation, dif-
ferent amounts of noise are tolerable or even desirable.
Changing between Ib = 7µA and Ib = 9µA can be done
dynamically during operation to modify the stochastic-
ity of the synaptic transducer with no required hardware
compensation. Thus, one can utilize or suppress noise
at will depending on the context [18, 41, 60]. Further,
because synaptic firing events will produce tens to hun-
dreds of fluxons, thermal switching events resulting in
the addition of a single fluxon to the SI loop may be in-
consequential. The complexity of the effects of noise on
the operation of this circuit merit further investigation.
Regarding the two-photon coincidence detector of
Fig. 7, to emulate the physical rebiasing behavior and
critical current of the SPDs, JJs with 11µA Ic were
placed in series with each SPD. The main panel shows
simulations of a circuit with Lspd/rspd = 1µH/2Ω =
500 ns, and the inset shows simulations of a circuit with
Lspd/rspd = 1µH/20 Ω = 50 ns. Ib = 38µA. For compar-
ison with the circuits of Ref. 33, the circuit of Fig. 7 has
been designed with 40 µA Ic JJs. Similar performance
can be achieved with the 10µA junctions used in the cir-
cuit of Figs. 2 and 3.
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Appendix C: Energy of a synaptic firing event
In the receiver circuit explored in this work, each
fluxon produced by a synaptic firing event switches three
JJs. When combined with the synaptic update circuit
or Ref. 33, a fourth JJ is necessary to act as a buffer
between the synaptic update circuit and the synaptic fir-
ing circuit. Each switching operation dissipates energy
EJ = IcΦ0. The total energy dissipated during a synap-
tic firing event can be minimized by reducing the number
of junctions and by reducing their Ic, but as we argue in
Ref. 34 and 19, power dissipation will likely be dominated
by light production (unless the light emitters can be made
extremely efficient), so reducing the number of junctions
or their Ics is not likely to be necessary from an energy
perspective.
The minimum Ic that can be used is determined by
noise considerations. For this analysis, we compare the
Josephson coupling energy, IcΦ0/2pi, to kBT with T =
4.2 K [61]. This informs us that the thermal-equivalent
junction critical current is 176 nA. For digital electron-
ics wherein errors are intolerable, most systems employ
JJs with Ic > 40 µA. Neuromorphic circuits are resilient
to errors and leverage noise [18, 41, 60]. These circuits
can therefore operate with lower Ic. In the present work,
the circuit of Fig. 3(a) is designed with all three JJs hav-
ing Ic = 10 µA (IcΦ0/2pi > 50kBT ), giving a switching
energy of EJ = 21 zJ.
The energy of a synaptic firing event is due to rebias-
ing of the SPD, Espd = LspdI
2
spd/2, as well as the energy
dissipated by the junctions, EJJ = 4IcΦ0. The factor of
four comes from the fact that the synaptic firing circuit
has four JJs. If we assume the SPD is an out-and-back
nanowire integrated with a waveguide [62–65] with 60µm
total length, 150 nm width, and 180 pH/, Espd = 4 aJ.
For a synaptic firing event with weak synaptic efficacy (33
fluxons), EJJ = 2.7 aJ. For a synaptic firing event with
strong synaptic efficacy (497 fluxons), EJJ = 41 aJ. Op-
eration with a weak synaptic weight could be engineered
to produce zero fluxons, and a strong synaptic weight one
fluxon, thereby reducing the analog transducer to a digi-
tal element and achieving the limit of energy efficiency of
this part of the neural system. This is likely not necessary
as energy consumption is dominated by the production
of photons by the transmitter circuit. This contribution
to energy consumption is discussed in Ref. 34.
Appendix D: Current induced in neuronal
thresholding loop due to current in synaptic
integrating loop
To understand how the synaptic receiver circuits dis-
cussed in Secs. I –III contribute to the neuron’s total in-
tegrated current, one must analyze the mutual inductors
depicted in Fig. 3(a) and (b). Neuromorphic systems
may leverage neurons with only a few synaptic connec-
tions or more than a thousand. We consider the cases of
Nsy = 10, 100, and 1000. We aim to determine an appro-
priate choice for Msy, the mutual inductor coupling each
SI loop to the NI loop. Because each synaptic connection
will contain one of these mutual inductors, we would like
it to be as small as possible while still enabling acceptable
device performance. By contrast, each neuron will only
have a single mutual inductor coupling the NI loop to the
NT loop, so its value of mutual inductance can be larger
without occupying an intolerable area. Here we consider
only symmetrical mutual inductors coupling the SI loop
to the NI loop, but we consider a highly asymmetrical
mutual inductor coupling the NI loop to the NT loop so
that it may provide significant current amplification. We
consider a single choice of parameters for the amplifying
transformer (Mat) coupling the NI loop to the NT loop
(Lat1 = 1 µH, Lat2 = 100 pH, labeled in Fig. 3, and we
seek an appropriate value for Msy.
To determine a functional value for Msy, we calculate
the current in the NT loop (Int) as a function of the cur-
rent in the SI loop (Isi) for values of Msy spanning three
orders of magnitude and for values of Nsy spanning two
orders of magnitude. The results of these calculations
are shown in Fig. 11. In the calculations of Fig. 11,
Lsil = 10µH. The inductors comprising Msy are equal
to
√
Msy. The neuronal integration loop is assumed to
have an additional series inductance of 1 nH. The mutual
inductors of the amplifying transformer are Lat1 = 1µH
and Lat2 = 100 pH. The neuronal thresholding loop is as-
sumed to have an additional series inductance of 10 pH.
The thresholding element utilized in the NT loop de-
termines the amount of current that must be added to
the NT loop to achieve a thresholding event [34]. Ther-
mal noise will prohibit biasing the device very near Ic.
As a rough estimate of the current noise in the NT loop,
we equate 1/2LntlI
2
kT = kBT and find IkT = 1µA with
Lntl = 100 pH. The choice of threshold is therefore a
choice of how much noise the neuron can tolerate. Ion
gates in biological neurons are known to have activation
near 3 kBT [2], and noise applied to neuron activation
can be advantageous or even crucial in certain contexts
[18]. The effects of noise on neuromorphic systems are
presently incompletely understood. For the purposes of
the present work, we assume a current in the NT loop of
Ith = 3−10 µA is necessary to achieve a threshold event.
As shown in Sec. III, the SI loop can store over 7 µA,
even with the minimum synaptic bias. In Fig. 11(a),
we see that if we choose Msy = 1 nH, and there are 10
synaptic connections, when a single SI loop stores 7 µA,
the NT loop will have 6.2µA. With Msy = 10 nH, the NT
loop will have 33 µA. For neurons with a small number
of synaptic connections, it is feasible to utilize Msy =
10 nH. In this case, a single synapse can easily contribute
sufficient current to exceed Ith.
For the case of Nsy = 100, the smaller size of mutual in-
ductors of Msy = 1 nH will be advantageous. In this case,
a single synapse excited to saturation will only produce
3.3 µA of current in the NT loop. Thus, a single pre-
synaptic neuron exciting the post-synaptic neuron via a
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FIG. 11. Current coupled to the neuronal thresholding loop,
Intl, as a function of the current stored in a synaptic inte-
gration loop, Isil, for four values of the mutual inductance,
Msy. (a) The number of synaptic connections to the neuronal
integration loop, Nsy = 10. (b) Nsy = 100. (c) Nsy = 1000.
Synaptic integration loops are observed to saturate just above
7 µA (Fig. 10(c)). The currents in the neuronal thresholding
loop at this value of current in the synaptic integration loop
have been labeled.
single synaptic connection will only be able to drive the
neuron to threshold if Ith ≈ 3 µA, that is, roughly 3kBT .
Yet for a neuron with Nsy = 100, it is not necessary for a
single synaptic connection to be able to drive the neuron
to threshold. If as few as 3% of the synaptic connec-
tions are involved in exciting the neuron, Ith can be set
at 10 µA—comfortably away from thermal noise. Balance
between excitation and inhibition in recurrent neural net-
works leads to synapses with strength of order 1/
√
Nsy
[41, 60], meaning
√
Nsy excitatory inputs are needed to
cross the neuronal firing threshold. Considering the case
of a neuron with Nsy = 1000, if
√
Nsy ≈ 32 synapses
are driven to saturation (by a number of synaptic firing
events determined by the choice of inductance of the SI
loop), 18 µA would be delivered to NT loop. This current
is more than enough to provide a comfortable margin for
thresholding above thermal noise [34].
The plots in Fig. 11 were calculated using the following
model. The current present in the NT loop is given by
Int = −(Mat/Lat series)Ini, (D1)
where Mat =
√
Lat1Lat1 and Lat series = Lat1+Lat1. The
current present in the NI loop is given by
Ini = −(Msy/Lni tot)Isil, (D2)
where Lni tot = Lni series + (Nsy − 1)Lni lump. Lni series =
Msy + L0 + Lat lump, where L0 is a parasitic series in-
ductance, modeled as 1 nH, and Lat lump = Lat1−Mat +
Mat(Lat2 + Lat3 −Mat)/(Lat2 + Lat3). Here, Lat3 is a
parasitic series inductance, modeled as 10 pH. Finally,
Lni lump = Msy(Lsi +Lsi 1 −Msy)/(Lsi +Lsi 1) +Lni 1 −
Msy, where, in this case, Lsi 1 = Lni 1 = Msy.
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